

FINNEGAN, HENDERSON, FARABOW, GARRETT & DUNNER, L. L. P.

1300 I STREET, N. W.  
WASHINGTON, DC 20005-3315

202 • 408 • 4000  
FACSIMILE 202 • 408 • 4400

WRITER'S DIRECT DIAL NUMBER:

ATLANTA  
404 • 653 • 6400  
PALO ALTO  
650 • 849 • 6600

TOKYO  
011 • 813 • 3431 • 6943  
BRUSSELS  
011 • 322 • 646 • 0353

(202) 408-4024

November 9, 2000

ATTORNEY DOCKET NO.: 03180.0269

**Box Patent Application**  
**Assistant Commissioner for Patents**  
**Washington, D.C. 20231**

New U.S. Patent Application

Title: SEMICONDUCTOR TESTING METHOD AND SEMICONDUCTOR  
TESTING APPARATUS FOR SEMICONDUCTOR DEVICES, AND PROGRAM  
FOR EXECUTING SEMICONDUCTOR TESTING METHOD

Inventor: Chie IWASA

Sir:

We enclose the following papers for filing in the United States Patent and  
Trademark Office in connection with the above patent application.

1. Application - 49 pages, including 5 independent claims and 19 claims total.
2. Drawings - 24 sheets of formal drawings containing 37 figures.
3. Declaration and Power of Attorney.
4. Recordation Form Cover Sheet and Assignment to Kabushiki Kaisha Toshiba.
5. Certified copy of Japanese Patent Application Nos. 11-321105, filed on November 11, 1999 and 2000-85378, filed on March 24, 2000.
6. Information Disclosure Statement and Information Disclosure Citation, PTO 1449 with document attached.

A  
jc841 U.S. PTO  
09/708490  
11/09/00

11/09/00  
jc772 U.S. PTO

03180.0269

Assistant Commissioner for Patents

November 9, 2000

Page 2

7. The filing fee is calculated as follows:

					\$710	\$ 710.00
Basic Application Filing Fee	Number of Claims		Basic	Extra Claims		
Total Claims	19	-	20	0	x \$18	0
Independent Claims	5	-	3	2	x \$80	160.00
[ ] Presentation of Multiple Dep. Claim(s)					+\$270	
					Subtotal	\$ 870.00
					Reduction by 1/2 if small entity	-
					TOTAL APPLICATION FILING FEE	\$ 870.00

8. A check for \$910.00 is enclosed. The fee includes:

\$710.00 filing fee;  
\$160.00 additional claims fee; and  
\$40.00 Assignment recordation fee.

Applicant claims the right to priority based on Japanese Patent Application Nos. 11-321105, filed on November 11, 1999 and 2000-85378, filed on March 24, 2000.

Please address all correspondence with respect to this application to:

Finnegan, Henderson, Farabow,  
Garrett & Dunner, L.L.P.  
1300 I Street, N.W.  
Washington, D.C. 20005-3315

Please accord this application a serial number and filing date and record and return the Assignment to the undersigned.

FINNEGAN, HENDERSON, FARABOW, GARRETT & DUNNER, L.L.P.  
Assistant Commissioner for Patents  
November 9, 2000  
Page 3



The Commissioner is hereby authorized to charge any additional filing fees due and any other fees due under 37 C.F.R. § 1.16 or § 1.17 during the pendency of this application to our Deposit Account No. 06-0916.

Respectfully submitted,

FINNEGAN, HENDERSON, FARABOW,  
GARRETT & DUNNER, L.L.P.

By: *Richard V. Burgujian* 20,338.  
Richard V. Burgujian  
Reg. No. 31,744

RVB/FPD/sci  
Enclosures

## TITLE OF THE INVENTION

SEMICONDUCTOR TESTING METHOD AND SEMICONDUCTOR TESTING  
APPARATUS FOR SEMICONDUCTOR DEVICES, AND PROGRAM FOR EXECUTING  
SEMICONDUCTOR TESTING METHOD

5

## CROSS-REFERENCE TO RELATED APPLICATION

This application claims benefit of priority under 35 USC  
§ 119 to both Japanese Patent Applications No. 1999-321105, filed  
on November 11, 1999, and No. 2000-085378, filed on March 24,  
10 2000, the entire contents of which are incorporated herein by  
reference herein.

## BACKGROUND OF THE INVENTION

### 1. Field of the Invention

15 The present invention relates to the field of testing for  
analyzing defects in semiconductor devices, and, more  
particularly, to a semiconductor testing method, and a  
semiconductor testing apparatus for deciding whether a  
semiconductor device is a good (non-defective) device having  
20 no defect or it contains defects by using IDDQ testing technique,  
and a program for executing the semiconductor testing method,  
and the present invention also relates to a semiconductor testing  
method and a semiconductor testing apparatus for specifying one  
or more faulty parts involved in the semiconductor device.

25

### 2. Description of the Related Art

Recently, the circuit size of a semiconductor chip is  
enormously increased with an increase of the degree of a  
microstructure of a semiconductor circuit as a semiconductor  
30 device. It is therefore difficult to detect and specify the cause  
of a fault occurred in the complicated semiconductor circuit.

In particularly, the generation of test vectors to be used  
for detecting various faults in the semiconductor device with  
a higher detection rate requires considerable workers and long  
35 working time even if the test vectors are generated only by manual

or an automatic test pattern generator (ATPG) that generates test vectors.

In addition, it is difficult to detect defects in a semiconductor device having a complicated structure and a large integrated size only by performing functional testing. In order to avoid this drawback, attention is being given to IDDQ testing having a higher detection rate as a new testing technology. This IDDQ testing is a testing method using existing test vectors capable of obtaining a higher detection rate.

By the way, conventionally, when existing test vectors are used in the measurement based on the IDDQ testing, a circuit designer selects the test vectors matched to target circuits for testing. Furthermore, an available IDDQ test vector extraction tool is used as one of recently effective testing methods in order to select effective test vectors.

However, it is considerably difficult to select effective test vectors for performing IDDQ measuring according to the circuit designer's judgment, and the test vectors selected in estimation are not always effective for detecting defects. As a result, an operator cannot select the test vectors efficiently, and much time is thereby spent in measurement using no effective test vectors. In addition, the using of an available IDDQ test-vector extracting tool needs to keep the circumstance for the execution of this tool. That is, firstly, the available IDDQ test-vector extracting tool is selected, and this tool is then installed into a system including storage means such as a hard disk. Furthermore, it is necessary to convert information such as circuits and test vectors into data of a dedicated format that can be executed by this tool. This format conversion for the execution of the tool requires much working time. In order to avoid this drawback, it is sometimes necessary to develop a dedicated tool to be used only for this format conversion.

On the other hand, the available IDDQ test-vector extracting tool extracts only test vectors estimated by the execution of a computer simulation. Accordingly, all the

estimated test vectors are not always effective. In general, it is often happened that a faulty item detected after actual mass production and before shipping has a limited faulty part in a circuit in the faulty item. On the contrary, because the available IDDQ test-vector extracting tool estimates and generates the test vectors based on the measurement for the entire circuits in a target semiconductor device, the estimated test vectors includes un-necessary test vectors in judgment of the defective item having a limited faulty part. This spends unnecessary much time in the IDDQ measurement. Moreover, in the prior art, the current value corresponding to a test vector is used in the judgment to detect and select a faulty sample. This judgment method decides a sample having a current value that is in excess of a standard current value as a faulty item, and a sample of a current value that is not more than a current-value criteria as a good sample (namely, a non-defective sample as a passed device that is within a manufacture's tolerance level and may be sold to a customer). Accordingly, this conventional judgment method judges a sample as a passed device even if the current value of this sample has a larger current-value change rate, but not in excess of the current value criteria. This conventional judgment method misses to detect a faulty sample correctly.

By the way, there is a case that a manufacture cannot detect any defect in a semiconductor product that has been passed in manufacture's testing (namely, the semiconductor product is within a manufacture's tolerance level and may be sold to a customer), but returned from user as a fault product after shipping. To obtain the method to efficiently specify defects in the faulty product presents an important problem. For example, an emission analysis using the IDDQ testing has been performed. This emission analysis using the IDDQ testing measures a current value output from a target semiconductor circuit using existence test vectors. The emission analysis is then performed in order to detect defective parts in the faulty sample having unique

emission by using the test vectors corresponding to the current values that are larger than the current value detected in the passed sample.

5 In the conventional emission analysis described above  
based on the IDDQ testing, all the unique emission parts detected  
in the faulty sample are used for the faulty analysis. This causes  
a time-wasting in the emission analysis because this emission  
analysis is performed based on the inefficient test vectors  
including the analysis for the emission parts that are not  
10 generated by the defects.

Recently, there is a possibility to flow the current  
continuously in the passed sample having a complicated circuit  
structure. This type of current gives no effect to the operation.  
On the contrary, the conventional emission analysis using the  
15 test vectors corresponding to the current values which are  
greater than that of the passed sample omits the faulty sample  
having the current value that is smaller than that of the passed  
sample from the emission analysis. That is, it is impossible  
to detect the faulty sample having a larger current value.

20 As described above, because the conventional emission  
analysis to analyze faulty samples is not always effective, there  
is no means to specify the position of a faulty part in the faulty  
sample having a small current value when compared with the current  
value flowing through the passed sample. Accordingly, it is  
25 difficult to obtain effective test vectors to be used during  
the emission measurement and to specify the defective part in  
the faulty sample. Thereby, the operator gives up the execution  
of the emission measurement using effective test vectors. Further,  
in the conventional method to specify the faulty part based on  
30 the current value data, because the current values between the  
passed sample and the faulty sample corresponding to a test vector  
are compared and the emission measurement is performed only when  
the current value of the faulty sample is greater than that of  
the passed sample, it has not performed to compare the emission  
35 parts in the faulty sample using the difference of current values

per address pair indicating the test vectors. In other words, in the prior art there is no attention to consider the difference of the current values per test vector pair for each of the passed sample and the faulty sample. Thereby, the operator often misses to detect the phenomenon caused by the change of current values that occurs between the test vector and this phenomenon is also unique to the faulty sample, but is not caused in the passed sample.

## 10 SUMMARY OF THE INVENTION

Accordingly, an object of the present invention is, with due consideration to the drawbacks of the conventional technique, to provide a semiconductor testing method and a semiconductor testing apparatus for semiconductor devices, and a program for performing the semiconductor testing method. These method, apparatus, and program are capable of detecting faulty devices efficiently with a high faulty detection rate, and of specifying one or more defect parts in a faulty device that cannot be detected by any conventional semiconductor testing method, and of reducing the analysis time that is necessary to analyze the cause of the defects with a high throughput.

In accordance with a preferred embodiment of the present invention, a semiconductor testing apparatus comprises: a read circuit for reading measurement data including a plurality of test vectors; a measurement circuit for supplying the test vectors to semiconductor devices and for measuring a current value output from the semiconductor devices corresponding to each address of each test vector; a calculation circuit for calculating a current-value change rate per address pair consisting of different two addresses; a determination circuit for determining a range of pass/fail decision criteria to be used for deciding whether a semiconductor device as a target test device to be tested is a good sample or a fault sample based on current-value change rates obtained by supplying the plurality of test vectors to good samples as semiconductor devices; and



a decision circuit for comparing current-value change rates obtained by supplying the plurality of test vectors to faulty samples with the range of pass/fail decision criteria per address pair, and for deciding whether the target test device is a good sample as a non-defective semiconductor device or a faulty sample based on the current-value change rates corresponding to the address pairs extracted based on the comparison results obtained.

In addition, in the semiconductor testing device, the determination circuit determines the range of pass/fail decision criteria based on the current-value change rates obtained from the plural good samples.

In the semiconductor testing apparatus, the range of pass/fail decision criteria is determined based on the current-value change rates obtained from the good samples, and the current-value change rates obtained from the target semiconductor device are then compared with the range of pass/fail decision criteria, so that it is possible to detect a faulty sample that cannot be detected by any conventional semiconductor testing apparatus.

It is also preferable that the determination circuit determines the range of pass/fail decision criteria based on a plurality of the current-value change rates obtained from the plural good (non-defective) samples (namely, from the passed samples).

In addition, the determination circuit in the semiconductor testing apparatus extracts the maximum value and the minimum value in a plurality of the current-value change rates per address pair and determines the range of pass/fail decision criteria per address pair based on the extracted them. Further, the determination circuit finally determines the range of pass/fail decision criteria in consideration of an desired error of the range of pass/fail decision criteria.

In the semiconductor testing apparatus as another preferred embodiment, the determination circuit comprises a measurement range determination circuit for comparing

current-value change rates of the faulty samples obtained by supplying the plurality of test vectors to the faulty samples with the range of pass/fail decision criteria per address pair, and for extracting the address pairs corresponding to the current-value change rates of the faulty samples that are out of the range of pass/fail decision criteria from the plurality of address pairs in the plurality of test vectors, and for determining effective address pairs as an address pair group to be effectively used for the pass/fail decision. In the semiconductor testing apparatus, the measurement circuit supplies the test vectors corresponding to the address pair group to the target test device.

Thereby, it is possible to eliminate addresses (namely, test vectors) having a small detection rate to detect defects from the addresses that are used during a mass production testing. As a result, it is possible to extract effective test vectors that are substantially useful.

In the semiconductor testing apparatus as another preferred embodiment, it is further desirable that the measurement range determination circuit compares the plural current-value change rates obtained from the plural faulty samples with the range of pass/fail decision criteria per address pair, and selects an effective address pair group, to be effectively more used for the pass/fail decision and according to the number of the plural faulty samples, from the address pair group of the plural test vectors in the address pairs corresponding to the current-value change rates of the plural faulty samples which are out of the range of pass/fail decision criteria.

It is thereby possible to select the test vectors to be used during a mass production testing in order with a high defection efficiency. As a result, it is possible to further extract the test vectors according to a required specification.

In accordance with another preferred embodiment of the present invention, a semiconductor testing method comprises the

steps of: inputting a plurality of test vectors to semiconductor devices each being a good devices as a non-defective device, and measuring a current value output from each good sample corresponding to an address of each test vector, and outputting  
5 the measured current values as the current values of the good samples; calculating a current-value change rate per address pair forming two different addresses, and outputting this current-value change rate as the current-value change rate of the good sample; determining a range of pass/fail decision  
10 criteria to be used for deciding whether a target test device to be tested is a good sample (non-defective sample) or a fault sample per address pair based on the above current-value change rates; and supplying the plural test vectors to semiconductor devices as faulty samples, and measuring current values output  
15 from the above semiconductor devices as the faulty samples corresponding to the addresses, and outputting the measured current values as the current values of the faulty samples; and comparing the current-value change rates of the measured current values corresponding to each address pair per address pair, and  
20 deciding whether a semiconductor device as a target test device to be tested is a good (non-defective) device or a faulty (defective) device based on the current-value change rates of the address pairs extracted based on the above comparison result.

In the semiconductor testing method of the present  
25 invention described above, the number of the semiconductor devices as the good samples is a plural number, and the current value and the current-value change rate of the good samples are output for each good sample, and the range of pass/fail decision criteria is determined based on the current-value change rates  
30 of the plural good samples.

In addition, the semiconductor testing method of the present invention described above further comprises the steps of: supplying the plurality of test vectors to semiconductor devices as faulty samples, and measuring current values output  
35 from these semiconductor devices corresponding to the address

pairs, and outputting the current values of the faulty samples;  
calculating a change rate between the two current values in the  
above current values corresponding to each address pair, and  
outputting the calculated results as current-value change rates  
5 of the faulty samples; and comparing the current-value change  
rates of the faulty samples with the range of pass/fail decision  
criteria per address pair, and extracting effective address pairs,  
to be effectively used for the pass/fail decision, from the plural  
address pairs corresponding to the current-value change rates  
10 that are out of the range of pass/fail decision criteria. in  
the above semiconductor testing method, the step of measuring  
current values of the target test device is the step of measuring  
the current values by supplying the test vectors corresponding  
to the extracted effective address pairs for the pas/fail  
15 decision to the semiconductor device as the target test device.

Furthermore, in the semiconductor testing method of the  
present invention, the number of the semiconductor devices as  
the faulty samples are a plural number, and the current values  
and the current-value change rates of the faulty samples are  
20 output per faulty sample. The semiconductor testing method  
further comprises the steps of comparing the current-value change  
rates obtained from the plural faulty samples with the range  
of pass/fail decision criteria per address pair; and extracting  
the address pair group as an effective combination to be  
25 effectively used for the pass/fail decision from the plural  
address pairs corresponding to the current-value change rates  
of the faulty samples that are out of the pass/fail decision  
criteria, according to the number of the faulty samples. In the  
above method, the step of measuring the current values of the  
30 target test device is the step of supplying the test vectors  
corresponding to the effective address pairs to be effectively  
used for the pass/fail decision to the semiconductor device as  
the target test device.

Moreover, in accordance with another preferred of the  
35 present invention, a program with which a semiconductor testing

method is executed by a computer in a semiconductor testing apparatus which comprises: a read circuit for reading measurement data including test vectors; a measurement circuit for supplying the test vectors to a semiconductor device and for measuring current values output from the semiconductor device; and a decision circuit for deciding whether a semiconductor device as a target test device is a good device (non-defective device) or it is a defective device based on the current values. The program comprises the procedures of: inputting a plurality of test vectors to semiconductor devices as good (non-defective) samples, and measuring a current value corresponding to an address of each test vector output from the good sample, and outputting the measured current values as the current values of the good samples; calculating a current-value change rate between two current values corresponding to an address pair forming two different addresses, and outputting the calculated current-value change rates as the current-value change rates of the good samples; determining a range of pass/fail decision criteria to be used for the criteria of the pass/fail decision whether a target test device to be tested is a good sample or a fault sample per address pair based on the current-value change rates of the good samples; supplying the plurality of the test vectors to semiconductor device as faulty samples, and measuring current values output from the semiconductor devices as the faulty samples corresponding to the addresses, and outputting the measured current values as the current values of the faulty samples; calculating a current-value change rate of the two current values corresponding to each address pair, and outputting current-value change rates as the current-value change rates of the faulty samples; and comparing the current-value change rate of the faulty samples with the range of pass/fail decision criteria per address pair, and deciding whether the semiconductor devices as the target test device is a good sample or a faulty sample based on the above comparison results.

According to the program of the present invention, it is possible to execute the semiconductor testing method described above to detect defects, that can not be detected by any conventional semiconductor testing method, with a high throughput in the semiconductor testing apparatus with a general purpose computer.

In the program of the present invention for executing the semiconductor testing method, the number of the semiconductor devices as the good samples is a plural number, the current values and the current-value change rates of the good samples are output per good sample, and the range of pass/fail decision criteria is determined based on the current-value change rates of the good samples.

Furthermore, the program of the present invention for executing the semiconductor testing method, further comprises the procedures of: supplying the plurality of the test vectors to semiconductor devices as faulty samples, and measuring current values output from the above semiconductor devices corresponding to the addresses of the test vectors, and outputting the measured current values as the current values of the faulty samples; and calculating a current-value change rate of the two current values corresponding to each address pair, and outputting the calculated results as the current-value change rates of the faulty samples; and comparing the current-value change rates of the faulty samples with the range of pass/fail decision criteria per address pair, and extracting effective address pairs, to be effectively used for the pass/fail decision, from the plural address pairs corresponding to the current-value change rates that are out of the range of pass/fail decision criteria. In the program, the step of measuring the current values of the target test device is the step of supplying the test vectors corresponding to the above extracted effective test vectors to the semiconductor device as the target test device.

Moreover, in the above-described program of the present invention, the number of the semiconductor devices as the faulty

samples is a plural number, and the current values and the current-value change rates of the faulty samples are output per faulty sample; the above program for executing the semiconductor testing method further comprises the following procedures: the  
5 procedure of comparing the current-value change rates obtained from the plural faulty samples with the range of pass/fail decision criteria per address pair; and the procedure of extracting the address pairs to be effectively used for the pass/fail decision from the plural address pairs corresponding  
10 to the current-value change rates of the faulty samples that are out of the pass/fail decision criteria, according to the number of the faulty samples. In the program, the procedure of measuring the current values of the target test device is the procedure of supplying the test vectors corresponding to the  
15 extracted effective address pairs to the semiconductor device as the target test device.

In accordance with another preferred embodiment of the present invention, a semiconductor testing method of specifying a faulty part in a semiconductor product, comprises the steps  
20 of: supplying a plurality of test vectors to good and faulty samples as semiconductor devices, and measuring current values corresponding to addresses indicating the test vectors; calculating current-value change rates between current values corresponding to an address pair consisting of two addresses  
25 in each of the good and faulty samples; and comparing the current-value change rates corresponding to the address pairs in each of the good and faulty samples, and determining address pairs of the test vectors to be used for performing an emission analysis that is useful to specify a faulty part in a semiconductor  
30 device.

Moreover, the semiconductor testing method of specifying a faulty part in a semiconductor product of the present invention, further comprises the steps of: performing an emission analysis for each of the good and faulty samples by using the test vectors  
35 obtained in the steps of determining the address pairs of the

test vectors to be used for performing the emission analysis; and specifying a faulty part by comparing emission patterns from the good sample with emission patterns from the faulty sample that have been obtained in the above emission analysis step.

5 Furthermore, in the emission analysis step in the semiconductor testing method of specifying a faulty part in a semiconductor product according to the present invention, different test vectors are supplied to each of the good and faulty samples in order to obtain emission patterns by changing the  
10 current values output from these samples, and in the faulty part specifying step, the faulty part is specified by obtaining a difference of the change of the emission patterns in each of the good and faulty samples.

Moreover, the semiconductor testing method of specifying  
15 a faulty part in a semiconductor product according to the present invention, further comprises the step of comparing the change of the emission parts in the good and faulty samples. In the faulty part specifying step in the above method, the emission area and the change of the emission area that do not occur in  
20 the good sample are detected and thereby the emission that is unique to the faulty sample is decided as the faulty part relating to the defect.

Furthermore, in the step of calculating the current-value change rate in the above semiconductor testing method according  
25 to the present invention, two test vectors designated by two addresses are combined as an address pair, the range of the current-value change rates in the good and faulty samples are obtained according to the current-value change rates calculated by comparing the current values in optional number of the address  
30 pairs or in the test vectors in all the address pairs in each of the good and faulty samples.

Moreover, in the semiconductor testing method of the present invention, the current-value change rate between the test vectors per address pair in the faulty sample is compared  
35 with the current-value change rate between the test vectors in



each address pair in the good sample, and the test vector pairs in the condition that the current-value change rate obtained from the faulty sample is out of the range of the current-value change rate obtained from the faulty sample are searched, and these test vector pairs are decided as the test vector group to be used for the emission measurement, and the test vector group is extracted as the address pairs of the test vectors that are used for specifying a faulty part in a semiconductor device.

In accordance with another preferred embodiment of the present invention, a semiconductor testing apparatus for specifying a faulty part in a semiconductor device, comprises: a current-value change measuring circuit for supplying a plurality of test vectors to good and faulty samples as semiconductor devices, and for measuring a current value corresponding to each test vector; a current-value change rate calculation circuit for calculating a current-value change rate per test vector pair in each of the good and faulty samples, the number of the test vector pairs being a desired number, by using the current values from the current-value measuring circuit; an emission measurement address pair determination circuit for comparing the current-value change rates in each test vector pair in each of the good and faulty samples obtained by the current-value change rate calculation circuit, and for determining test vectors to be used in an emission analysis based on the comparison results; an emission analysis circuit for performing the emission analysis using the test vectors determined above in each of the good and faulty samples; and a faulty part determination circuit for comparing emission patterns of the good and faulty samples, and for specifying a faulty part in a semiconductor device based on the result of the emission pattern comparison.

In the semiconductor testing method and the semiconductor testing apparatus according to the present invention described above, during the faulty analysis, the measurement data of current-values measured by using a plurality of test vectors

of good (non-defective) and faulty samples, specifically that are returned from customers are calculated and then stored (into a memory device, for example), and the change rates of the stored current values between test vectors (namely, a test vector pair) are calculated in each of good and faulty samples. The current-value change rate in each test vector in the semiconductor device as the good sample is obtained based on the above calculated change rates, and then the current-value change rate in each faulty sample is compared with the range of the current-value change rate of the good sample per test vector pair. When the current-value change rate of the faulty sample is out of the range of the current-value change rate of the good sample, the test vector pair is extracted as the effective test vector group that is effectively use for specifying a faulty part. In the faulty part specifying process, the change of the emission part in the good sample using extracted test vectors is detected. By using the same test vector pairs described above, the emission parts in the faulty sample before and after the change of the current value is then compared in order to specify the change part in emission that does not occur in the good sample, but, that occurs in the faulty sample. This specified change part can be used for analyzing the cause of the defect in the faulty sample.

## BRIEF DESCRIPTION OF THE DRAWINGS

These and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings, in which:

FIG.1 is a flow chart showing a semiconductor testing method for semiconductor devices according to the first embodiment of the present invention;

FIG.2 is a flow chart showing the semiconductor testing method for semiconductor devices according to the first embodiment of the present invention;

FIGS.3A and 3B are diagrams showing explanation for test vectors, FIG.3A shows the test vectors the name of which is AAA and FIG.3B shows the test vectors the name of which is BBB;

FIG.4 is a diagram showing results of IDDQ testing for  
5 passed (non-defective) samples PA, PB, and PC using plural test vectors in the semiconductor testing method shown in FIGS.1 and 2;

FIG.5 is a diagram showing results of IDDQ testing for  
10 the faulty samples FA, FB, and FC using plural test vectors in the semiconductor testing method shown in FIGS.1 and 2;

FIGS.6A and 6B are diagrams each diagram showing the relationship among current values obtained in the IDDQ measurement using plural test vectors with these test vectors;

FIG.7 is a diagram showing a definition of a change rate  
15 of a current value;

FIG.8 is a flow chart showing a calculation method of calculating the change rate of a current value;

FIG.9 is a diagram showing each change rate of a current value in passed samples PA, PB, and PC;

FIG.10 is a diagram showing a definition of a range of  
20 a change rate criteria for judging whether it is a passed sample or a faulty sample;

FIG.11 is a diagram showing one example of the change rate of a current value in faulty samples FA, FB, and FC;

FIG.12 is a block diagram showing an example of the  
25 configuration of the semiconductor testing apparatus to execute the semiconductor testing method according to the first embodiment of the present invention;

FIG.13 is a block diagram showing an actual configuration  
30 of a test vector determining section in the semiconductor testing apparatus shown in FIG.12;

FIG.14 is a flow chart showing a fault part specifying method as a semiconductor testing method according to the second embodiment of the present invention;

FIGS.15A and 15B are diagrams each showing test vectors  
35

to be used during the execution of the fault part specifying method shown in FIG.14, FIG.15A shows the test vectors the name of which is AAA, and FIG.15B shows the test vectors the name of which is BBB;

5        FIG.16 is a diagram showing the detailed results of measurement when plural test vectors are used in the fault part specifying method shown in FIG.14;

      FIGS.17A and 17B are diagrams each showing the relationship among the current values obtained by the IDDQ measurement using  
10       plural test vectors with these test vectors in the fault part specifying method shown in FIG.14;

      FIG.18 is a diagram showing a definition of the change rate of a current value to be calculated based on the faulty part specifying method shown in FIG.14;

15       FIG.19 is a diagram showing a detailed procedure to calculate the change rate of a current value in the faulty part specifying method shown in FIG.14;

      FIGS.20A and 20B are diagrams showing comparison results of the change rates of current values in the passed and faulty samples using test vector pairs measured by the faulty part  
20       specifying method shown in FIG.14;

      FIGS.21A and 21B are diagrams showing an example of emission images as the emission measurement results of the passed sample corresponding to each test vector in the test vector pair  
25       extracted by the faulty part specifying method shown in FIG.14;

      FIG.22 is a diagram showing a changed part in the emission images measured by the faulty part specifying method shown in FIG.14;

      FIGS.23A and 23B are diagrams showing an example of emission images as the emission measurement results of the passed sample corresponding to each test vector in the test vector pair  
30       extracted by the faulty part specifying method shown in FIG.14;

      FIG.24 is a diagram showing changed parts in the emission images measured by the faulty part specifying method shown in  
35       FIG.14;

FIGS.25A and 25B are diagrams showing the change part in the emission images of the faulty sample, and FIG.25C is a diagram showing an example of the change part detected only in the faulty sample based on the emission images measured by the faulty part specifying method shown in FIG.14;

FIG.26 is a block diagram showing an example of the configuration of the faulty part specifying apparatus as the semiconductor testing apparatus according to the second embodiment of the present invention;

FIG.27 is a diagram showing the operation of the test vector determining section in the faulty part specifying apparatus shown in FIG.26; and

FIG.28 is a diagram showing the operation of the faulty part specifying section in the faulty part specifying apparatus shown in FIG.26.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

Other features of this invention will become apparent through the following description of preferred embodiments which are given for illustration of the invention and are not intended to be limiting thereof.

##### First embodiment

--A preferred embodiment of the semiconductor testing method--

A preferred embodiment of the semiconductor testing method of the present invention will be explained with reference to diagrams.

One feature of the preferred embodiment is to increase the detection rate to detect defects involved in a semiconductor device by using a change rate between current values corresponding to different test vectors as a pass/fail decision criteria. (That is, a passed device (sample) means that it is within a manufacture's tolerance level and may be sold to a customer, and a faulty device (sample) means that it is not within the manufacture's tolerance level and cannot be sold to any

customer or it has returned from the customer after sold because the defect exists therein.)

Another feature of the preferred embodiment is to increase a throughput in the IDDQ testing by extracting effective test  
5 vectors for a mass production testing and by eliminating ineffective test vectors that are not capable of detecting defects for the mass production testing based on the IDDQ measuring using plural test vectors for each of the passed and faulty samples.

10 First, a guideline of the semiconductor testing method of the first embodiment will be explained with reference to FIGS. 1 and 2.

As shown in FIG. 1, data items that are necessary to perform the measurement of the semiconductor testing method are red (Step  
15 S10). The data items for the measurement are one or more existing test programs, test vectors, data (such as sample names) about passed and fault samples that have been prepared in advance.

Following this step, the IDDQ measurement is performed for the passed and faulty samples by using a current value  
20 measurement device (Steps S20 and S30) in order to obtain a measurement result (as a current value) corresponding to each address indicating each test vector (Steps S40 and S50).

Next, a current-value change rate corresponding to each measurement addresses pair (namely, each pair is called to as  
25 a test vector pair) is calculated per sample based on the measurement results (Step S60) in order to extract the current-value change rate (as a first current-value change rate) in the passed samples and the current-value change rate (as a third current-value change rate) in the faulty sample (Steps  
30 S70 and S80).

Following this, the maximum and minimum values of the change rate of the current value of the passed sample are extracted per address pair from the data of the current-value change rates in the passed sample. Then, the range of the change rate that  
35 is acceptable for the passed samples is obtained (Step S90).

Next, the current-value change rate in the faulty sample is compared with the range of the change rate in the passed sample per address (Step S100).

Next, as shown in FIG.2, based on the comparison results, the address pairs corresponding to the current-value change rate in the faulty sample that is in excess of the range of the change rate of the passed sample are extracted in order to obtain the effective address pairs for the faulty detection (hereinafter, referred to as an effective address pair) (Step S110).

Next, the range "L" of pass/fail decision criteria in a mass production testing is determined per extracted effective address pair based on the range of the change rate in the passed sample (Step S120).

Next, the current-value change rate in the faulty sample is compared with the range "L" of pass/fail decision criteria (Step S130). Then, address pairs for the mass production testing are selected from the effective address pairs based on the number of the faulty samples, each faulty sample having the current-value change rate that is in excess of the range "L" of pass/fail decision criteria, according to a required specification (Step S140).

Finally, the IDDQ measurement in the IDDQ testing is performed by using the information of the address pairs for the mass production testing and the range "L" of pass/fail decision criteria (Step S150).

These procedures described above will be explained concretely with reference to diagrams.

First, a description will be given of the explanation for information of test vectors, that are usually used, with reference to FIGS.3A and 3B.

The test vector information includes the test vector (group) name 51, the test vectors 53 consisting of an input signal group and an output signal group. FIG.3A shows one example of the information of the test vectors the name of which is "AAA". FIG.3B shows one example of the information of the test vectors

the name of which is "BBB". Each test vector is selected by each corresponding address 55 (that is also called to as a step or a cycle).

When a target device is detected by using plural test  
5 vectors (namely, that are designated by corresponding plural  
addresses), it is acceptable to select addresses (namely, test  
vectors) from the plural addresses at random or according to  
a desired order, and use the selected addresses. However, in  
order to select the addresses with a high reliability, it is  
10 desired to select plural test vectors as many as possible. Because  
the output signal group means signals of expected values in a  
logical testing, the following explanation uses only the input  
signal group in the test vectors 53.

FIGS. 4 and 5 shows concrete examples of measurement results  
15 obtained by using these test vectors (as the first number test  
vectors). FIG. 4 shows the measurement results obtained from the  
three passed samples PA, PB, and PC. FIG. 5 shows the measurement  
results obtained from the three faulty samples FA, FB, and FC.  
Where, these passed samples are within a manufacture's tolerance  
20 level and can be sold to a customer.

On the other hand, these faulty samples are not within  
the manufacture's tolerance level and cannot be sold to any  
customers.

As shown in both FIGS. 4 and 5, the measurement using the  
25 plural address (test vectors) obtains pattern name (PAT), address  
numbers (ADR), and a current value (IDDQ) corresponding to each  
address every sample.

FIGS. 6A and 6B are diagrams showing the relationship  
between continuous addresses and corresponding current values  
30 in a visual form based on the information of the measurement  
results shown in both FIGS. 4 and 5. In particularly, FIG. 6A shows  
the relationship among the passed samples PA, PB, and PC and  
the corresponding current values, and FIG. 6B shows the  
relationship among the faulty samples FA, FB, and FC and the  
35 corresponding current values.



As clearly shown in comparison between FIGS.6A and 6B, the current values of the faulty samples enter the unstable state where there are large current values and unstable current values. On the contrary, the passed samples in the same zone enter the stable state, see ADR87 of the test vector AAA to ADR30 in the test vector BBB in FIG.6A.

FIG.7 shows one example of the concept of a current-value change rate to be used in the embodiment of the present invention.

The change rate means the degree of the change of the current value between two test vectors. In this embodiment, when current values measured corresponding to two addresses in each address pair are "a" and "b", respectively, the change rate "C" of the current value is defined by the following equation:

$$C = (b-a)/a, \text{ or } (a-b)/b.$$

However, it is also possible to define the current-value change rate based on other methods, for example, a differential value and the like according the kind of a target test device, a required specification.

Next, a description will be given of the procedure to calculate the current-value change rate according to the definition shown in FIG.7, with reference to the flow chart shown in FIG.8.

First, at Step S61, plural combinations of addresses, namely, plural address pairs are determined based on the data of a current value of each address measured by the IDDQ measurement (see Step S20 and S30 shown in FIG.1).

Next, the measured current values "a" and "b" of each address pair are inserted into the equation shown in FIG.7 (Step S62) in order to obtain the current-value change rate "C" per address pair (Step S63).

Next, a description will be given of the calculation method (see Step S90 shown in FIG.1) of the range of the change rate in the passed samples.

FIG.9 is a diagram showing the current-value change rate per address pair in the passed samples PA, PB, and PC shown in

FIG.4. The range criteria (or a standard of the range) shown in FIG.9 shows that the range "Cp" of the change rate for the passed sample is  $Cs < Cp < C1$  where the minimum value is "Cs" and Maximum value is "C1" in the change rates corresponding to the same address pair in the passed samples PA, PB, and PC.

Here, it can be judged that the address pairs corresponding to the change rates that are within the range "Cp" of the change rate for the passed sample have a small possibility to detect any defects during a mass production testing.

Accordingly, the current-value change rate in the faulty sample and the range "Cp" of the change rate for the passed sample are compared per address pair (see Step S100 shown in FIG.1) in order to extract the address pairs (as the first address pair group) corresponding to the change rates that are out of the range "Cp" (see Step S110 shown in FIG.2). These extracted address pairs (as effective address pairs) have a higher detection function to detect defects.

After the selection of the effective address pairs, the range "L" of pass/fail decision criteria for the selected address pairs to be used during a mass production testing is determined (see Step S120 shown in FIG.2).

FIG.10 shows one example of the definition of the range "L" of pass/fail decision criteria for selecting the good sample (namely, the passed sample).

Because the mass production testing includes an error as a manufacture's tolerance level, the range "L" is determined in consideration of the error " $\alpha$ " by using the range "Cp" of the change rate in the passed sample calculated based on the current-value change rates. In this embodiment, the error  $\alpha$  is defined as  $(\text{Max. value } C1 - \text{Min. value } Cs)/2$ .

Furthermore, according to this first embodiment, the range "L" of pass/fail decision criteria for deciding and selecting the passed sample defined above is compared with each current-value change rate in the faulty sample, so that, it is possible to further extract the effective test vectors according

to a required specification.

FIG.11 is a diagram showing the calculation results of the current-value change rate in the faulty samples corresponding to each address pair that have been used in the calculation for the passed samples shown in FIG.9. FIG.11 shows the calculated change rates of the current value in the faulty samples in the comparison to the range "L" of pass/fail decision criteria to be used for selecting the passed sample.

In the example shown in FIG.11, because the current-value change rates between the addresses 21 and 43 in PAT=AAA and between the addresses 28 and 30 in PAT=BBB are within the range "L" of pass/fail decision criteria for deciding and selecting the passed sample, it can be understood that these addresses can not detect defects during the mass production testing. Accordingly, these address pairs (21, 43 and 28, 30) are out of the first address pair group described above.

On the other hand, the current-value change rates, between the addresses 109 and 111 in PAT=AAA, between the address 113 in PAT=AAA and address 17 in PAT=BBB, between the addresses 17 and 19, the addresses 21 and 24, the addresses 24 and 26 in PAT=BBB, and between the addresses 36 and 37, and the addresses 37 and 49 in PAT=CCC are out of the range "L" of pass/fail decision criteria, and only one faulty sample becomes out of the range "L" in each of these address pair. Accordingly, the use of these address pairs can detect faulty semiconductor products like the above faulty sample during the mass production testing.

In addition, as shown in FIG.11, the change rates of the current value, between the addresses 43 and 65, 65 and 87, 87 and 109, and 111 and 113 in PAT=AAA, between the addresses 26 and 28 in PAT=BBB, and between the address 30 in PAT=BBB and the address 33 in PAT=CCC, and between the addresses 33 and 36 in PAT=CCC are out of the range "L" of pass/fail decision criteria, and two faulty samples become out of the range "L" in each of these address pair. Accordingly, the use of these address pairs can detect faulty semiconductor products like the above two

faulty samples during the mass production testing.

Further, as shown in FIG.11, the current-value change rate between the addresses 19 and 21 in PAT=BBB are out of the range "L" of pass/fail decision criteria, and three faulty samples become out of the range "L" in this address pair (19 and 21). Accordingly, the use of this address pair can detect efficiently faulty semiconductor products corresponding to three faulty samples during the mass production testing.

As explained above, the detection possibility to detect a faulty sample is changed according to a combination of addresses (address pair). Therefore the address pair (namely, the combination of addresses) is selected as a third address pair group according to a required specification. During the mass production testing, the IDDQ measurement is then performed by using the information of the range "L" of pass/fail decision criteria after the selecting of the effective address pairs as the third address pair group (see Step S130 shown in FIG.2). Thereby, it is possible to detect faulty devices including defects with a high throughput, that have not be detected by any conventional IDDQ measuring methods. Accordingly, it is possible to detect defects that are not be detected by the conventional testing, and possible to return the data about the detected defects as feedback information to a design section and a process section speedily. It is thereby possible to improve the defects of semiconductor devices speedily.

Further, because it is possible to combine the test vectors to be used for measurement, the testing time can be adjusted according to the required specification flexibility.

--One embodiment of the semiconductor testing device--

A description will be given of the configuration of the semiconductor testing device with reference to diagrams.

FIG.12 is a block diagram showing the brief configuration of the semiconductor testing apparatus to execute the semiconductor testing method according to the first embodiment

of the present invention.

The semiconductor testing device shown in FIG.12 comprises a data input section 12, a test vector determining section 20 as a determining means, a IDDQ measurement section 30, a result display section 40. This testing device shown in FIG.12 operates according to the semiconductor testing method of the present invention described above.

The data read section 10 inputs test programs, test vectors, and data about passed and faulty samples and then supplies these data to the test vector determining section 20.

FIG.13 shows a detailed configuration of the test vector determining section 20, As shown in FIG.13, the test vector determining section 20 comprises the data input section 24, a tester 22, a memory 25, a calculation section 26 for a current-value change rate, a determining section 27 of a range criteria, a data comparing section 28, and a test vector group determining section 29 as a measurement range determining section.

The data input section 24 inputs the test programs, the test vectors and the like from the data read section 10 and then performs the IDDQ measurement using the plural test vectors for the passed samples and the faulty samples that have been prepared by the tester 22 in advance.

The data input section 24 transfers current values that are corresponding to addresses of the test vectors as the measured data to the memory 25. The calculation section 26 for the change rate calculates reads the current values and the address of the test vectors and then calculates the current value per address pair in each of the passed and faulty samples, and transfers the calculation results of the passed samples to the determining section 27 of a range criteria, and also transfers the calculation results of the faulty samples to the data comparing section 28.

The determining section of the range criteria 17 inputs the calculation results (namely, the change rates of the passed samples) from the calculation section 26 for the current-value

change rate and then calculates the range "Cp" of the change rate in the passed samples and the range "L" of pass/fail decision criteria and transfers them to the data comparing section 28.

5 The data comparing section 28 compares the change rate of the current value in the faulty samples with the range "L" of pass/fail decision criteria per address pair and then transfers the sample name and the address pairs that are out of the range "L" of pass/fail decision criteria to the test vector group determining section 29.

10 The test vector group determining section 29 extracts address pairs (namely, test vector pairs) based on the data provided from the data comparing section 28 so that the number of the faulty samples that are out of the range "L" of the pass/faulty decision criteria is increased as many as possible.  
15 The test vector group determining section 29 then extracts the searched address pairs as the address pair group to be used during the mass production testing and then outputs the extracted test vector pair group (as the first or second combination address pairs) and the range "L" of pass/fail decision criteria.

20 Return to FIG.12, the IDDQ measuring section 30 comprises the mass production tester 32 and the data input section 34.

The data input section 34 inputs data about the test vector pair (address pair) group and the range "L" of pass/fail decision criteria from the test vector determining section 20, and outputs  
25 the address pair group to be used during the mass production testing to both the mass production tester 32 and the pass/faulty decision section 36, and also outputs the range "L" of pass/fail decision criteria to the pass/fail decision section 36.

The mass production tester 32 performs the IDDQ measurement  
30 for a target sample after the mass production based on the address pair group to be used for the mass production testing provided from the data input section 34 and outputs the measurement result to the data input section 34. The data input section comprising an arithmetic means calculates the current-value change rate  
35 per address pair for each target sample based on the results

of the IDDQ measurement obtained from the mass production tester 32 and then outputs calculation results (as a second change rate of the current value) to the pass/fail decision section 36.

5 The pass/fail determining section 36 decides whether a target sample to be tested is good or faulty based on the change rate of the current value and the range "L" of pass/fail decision criteria supplied from the data input section 34. During the decision, when the current-value change rate of the target sample is out of the range "L" of pass/fail decision criteria, it is 10 decided that this target sample is a faulty sample. When out of the range "L", the pass/fail determining section 36 continues the decision operation for a following target sample.

15 The result display section 40 receives and then displays the decision results transferred from the pas/failure decision section 36 on a CRT (Cathode Ray Tube) or other display means.

#### --Recording medium for recording the testing Programs--

20 The semiconductor testing method of the preferred embodiment described above can be also stored into a recording medium, for example, a floppy disk, or a CD-ROM as a program to be executed by the semiconductor testing apparatus as a computer system. Thereby, it is possible to realize the semiconductor testing method of the present invention by the testing apparatus with a general purpose computer such as a work 25 station. The recording medium to store the testing program is not always a magnetic disk or an optical disk of a portable type, for example, it is possible to store it into the hard disk device or a memory of a fixed type. Further, the test program to execute the series of the procedures of the semiconductor testing method 30 can be supplied through a communication network (including a wireless communication) such as internetworking environments. Moreover, it is also possible to supply the test program after modulated or compressed, or also to store the test program into a recording medium.

35

## Second embodiment

FIG.14 is a flow chart to explain the operation of the faulty part specifying method according to the preferred embodiment of the present invention. As shown in FIG.14, this method performs the IDDQ measurement using the plural test vectors for each sample (as target samples), and obtains the range of the change rate in passed (good) samples based on optional test vector pairs, and then extracts the effective test vector pairs to be used during the emission measurement of a faulty sample to be analyzed.

A description will be given of the procedure of the faulty part specifying method as the semiconductor testing method of the present invention with reference to diagrams.

First, an operator prepares an existence test program "a", and test vectors "b" that are used for a conventional testing, specifically, a functional test, and passed samples "c" and one or more faulty samples "d" that are returned from a customer after shipped.

By using the above data and samples, the IDDQ measurement is performed according to the plural test vectors, at Step S101 shown in FIG.14. The measurement results corresponding to the passed samples and the faulty samples are stored as information "e" and "f" into the memories.

FIG.15 shows an example of information about the test vectors. In the information of the test vectors, the test vector name "l", input/output pattern "m" (input signal group (test vectors), output signal group) are described. These signal groups are addressed by the number "n" of an address. This number is also called to only as an address (or a step, or a cycle, and the like).

In the measurement using a plurality of test vectors, these test vectors are randomly selected, or selected based on a desired method. In this embodiment, the measurement using plural test vectors as many as possible can obtain effective test vectors during the measurement analysis.



Next, based on the results "e" and "f" of the measurement, the current-value change rate is calculated per test vector pair (Step S102). As apparently shown in FIG.16, the information about the test vectors, addresses, current values are obtained per sample name (PA to PC, and FA to FC) as the results of the IDDQ measurement.

Based on the information, the current-value change rate is obtained as shown in FIGS.17A and 17B. In both FIGS.17A and 17B, there are large values of the change rate in the faulty samples corresponding to the stable zone in the passed samples.

FIG.18 shows the basic concept of the change rate to be used in the present invention. The change rate means a magnitude of a difference between two addresses (namely, an address pair). In this embodiment, the current-value change rate "C" is defined by  $(b-a)/a$  or  $(a-b)/b$  where a current value corresponding to one address is "a" and a current value corresponding to the other address is "b". The present invention is not limited by this definition, that is, it is acceptable to use a value showing the change of the current value between two addresses (namely, between two test vectors), for example, a difference value between two current values corresponding to only two addresses or another definition.

Next, a description will be given of the calculation of the current-value change rate with reference to the flow chart shown in FIG.19.

First, an optional address pair is determined based on the current value of each address (indicating each test vector) obtained during the IDDQ measurement using plural test vectors (Step S201).

Next, the data "a" and "b" of the current values obtained by the measurement are inserted to the equation shown in FIG.18 (Step S202) in order to calculate the current-value change rate "h" in the faulty sample.

Here, the current process is returned to the flow chart shown in FIG.14, at Step S103, the range "g" of the current-value

change rates in the passed samples. As shown in FIG.18, the range "C" of the current-value change rate in the passed sample becomes  $C_s < C < C_l$  when the minimum value in the change rates obtained by the same address pair in the passed samples is "Cs" and the maximum value is "Cl".

Next, the current-value change rates "g" and "h" of both the passed and faulty samples are compared, and address (test vector) pairs having a difference when compared with the change rate of the passed sample are extracted. Thereby, the extracted test vector pairs becomes effective test vector pairs for the emission measurement (Step S104).

FIG.20A shows an example of the current-value change rate between two addresses (indicating a test vector pair) and the minimum change rate and the maximum change rate among the passed samples PA, PB, and PC. In FIG.20A, the range of the change rate in the passed samples are not less than the minimum value and not more than the maximum value.

FIG.20B is a diagram showing a difference of the change rate of each faulty sample from the range of the current-value change rate in the passed samples shown in FIG.20A. FIG.20B shows whether the change rate at each address pair in each faulty sample is out of the range of the change rate of the passed samples.

In addition, there are other methods to select effective test vectors, for example, it is possible to use an address pair (a test vector pair) having a change rate of the faulty sample that is more than the change rate of zero in the passed sample, or an address pair (a test vector pair) having a change rate of the faulty sample that is more difference from the change rate of the passed sample.

In the example shown in FIGS.20A and 20B, the effective address pairs (effective test vector pairs) to be used for the emission measurement can be determined as follows:

About the faulty sample FA, Addresses 87 and 109, and 111 and 113 in PAT=AAA and Addresses 19 and 21, and 26 and 28 in PAT=BBB in the change rate of zero of the passed sample; and

Addresses 43 and 65 in PAT=AAA in the change rate of other than zero in the passed sample.

All the faulty samples FA, FB, and FC are within the range of the change rate of the current value in the passed sample  
5 in following addresses:

Addresses 21 and 43 in PAT=AAA, and Addresses 28 and 330 in PAT=BBB.

The two faulty samples are out of the range of the change rate of the current value of the passed sample in the following  
10 addresses:

Addresses 43 and 65, 65 and 87, 87 and 109, 111 and 113 in PAT=AAA, Addresses 26 and 28 in PAT=BBB, 30 in PAT=BBB and 33 in PAT=CCC, and Addresses 33 and 36 in PAT=CCC.

ALL the three faulty samples FA, FB, and FC are out of  
15 the range in the addresses 19 and 21 in PAT=BBB.

Next, the emission measurement is performed for each passed and faulty sample in the address pair "i" for measurement extracted by comparing the current-value change rates of the faulty sample to be analyzed with that of the passed sample (Steps  
20 S105 and S107).

First, the emission images of the passed samples are obtained per test vector pair "i", as shown in FIGS.21A and 21B.

FIG.21A shows an example of the emission image in the passed sample before the change of the current value supplied to the  
25 passed sample. FIG.21B shows an example of the emission image in the passed sample after the change of the current value. Where, the change of the current value is performed by switching the test vector in the test vectors shown in FIGS.15A and 15B.

Next, the difference of the positions where the emission  
30 occurs is detected based on the images shown in FIGS.21A and 21B in order to check the change of the emission positions.

FIG.22 shows the comparison result of the emission positions before and after the change of the current value in the passed sample. In FIG.22, the position "s1" (also "r3" in  
35 FIG.21B) indicates the emission area that has been changed after

the change of the current value.

Next, like the process of the passed sample, the emission images shown in FIGS. 23A and 23B are obtained per extracted test vector pair. FIG. 23A shows an example of the emission image in the faulty sample before the change of the current value supplied to the fault sample. FIG. 23B shows an example of the emission image in the fault sample after the change of the current value. Where, the change of the current value is performed by switching the test vector in the test vectors shown in FIGS. 15A and 15B. The difference of the positions where the emission occurs is detected (Step S108) based on the emission images shown in FIGS. 23A and 23B in order to check the change of the emission positions.

FIG. 24 shows the comparison result of the emission positions before and after the change of the current value in the faulty sample. In FIG. 24, the position "v1" (also "u3" in FIG. 23B) indicates the emission area that has been changed after the change of the current value.

Next, the image data indicating the change part in the passed sample shown in FIG. 22 is compared with that of the faulty sample shown in FIG. 24, so that the change area "v1" that occurs only in the faulty sample can be specified (Step S109).

That is, as shown in FIGS. 25A, 25B, and 25C, the change area of the emission in the passed sample obtained by the process S106 shown in FIG. 22 is compared with that in the faulty sample obtained by the process S108 shown in FIG. 24, so that the change part of the emission shown in FIG. 25C in the faulty sample that occurs only in the faulty sample can be specified.

As shown in FIG. 25C, the area "w1" is the emission part that is unique to the faulty sample. It is therefore possible to decide that this area "w1" occurs by one or more defects in this faulty sample. Thereby, the faulty analysis can be performed based on this area "w1".

According to the second embodiment, the change rate of the current value per two addresses (indicating two test vectors,

namely a test vector pair) and the range of the current-value change rate in the passed samples are obtained based on the data of the current value obtained by the IDDQ measurement using passed and faulty samples and plural test vectors. The current-value change rate in a faulty sample that is returned from a customer after shipped is then compared with the above data, and the effective test vector pairs that are effective for the emission measurement to detect a defective part in the faulty sample are extracted. During the emission measurement, the emission images are obtained by using the effective test vector pair group. Then, the emission parts before and after the change of the current value in each of the passed sample and the faulty sample are compared in order to obtain the emission part that is unique to the faulty sample. This can specify the emission area that is caused by the defect in the faulty sample. It is therefore possible to perform the fault analysis efficiently and to reduce the analysis time that is required to analysis the cause of the defect.

In the second embodiment, although the number of the test vectors to be used for the measurement of the change of the current value is two, the present invention is not limited by this, for example, it is possible to use three or more test vectors. In these cases, the current-value change rate can be measured by using test vectors each having plural dimensions.

FIG.26 is a block diagram showing one example of the configuration of the faulty part specifying apparatus as the semiconductor testing apparatus of the preferred embodiment of the present invention. The faulty part specifying apparatus of this embodiment comprises a data read section 1, a test vector determining section 2 for measurement, a faulty part specifying section 3, and a result display section 4.

The data input section 4 has a function to input the test programs "x", the test vectors "y" and other information. The test vector determining section 2 for measurement is capable of obtaining test vectors, namely, effective address pairs to

be used for the emission measurement based on the information that have been read by the data read section 1 and data of passed samples "c" and faulty sample "d".

FIG.27 shows the configuration and operation of the test  
5 vector determining section 2 for measurement.

The data obtaining section 201 in the test vector  
determining section 2 performs the IDDQ measurement using the  
plural test vectors for the passed samples (that have been  
prepared in advance) and the faulty sample (that is a target  
10 sample in the analysis to specify one or more faulty parts) by  
using the tester, the test programs, and the test vectors. After  
the IDDQ measurement, the data obtaining section 202 outputs  
the measurement results to the data storage section 202.

The current-value change rate calculation section 203  
15 calculates the current-value change rate per address pair based  
on the data stored in the data storage section 202.

The passed-sample range determining section 204  
determining the range of the change rate in the passed samples  
by analyzing the change rates in the passed samples.

20 The data comparing section 205 searches the address pairs  
corresponding to the current-value change rates of the faulty  
sample that are out of the range of the current-value change  
rate of the passed sample while referring to the data about the  
change rates of the current value in the faulty sample.

25 The test vector group determining section 206 searches  
test vector pairs, that are out of the range of the change rates  
of the current value in the passed samples, specifically, that  
have a larger change rate in the range of the addresses where  
the change rate in the passed samples is zero, or that have a  
30 larger difference when compared with the change rates in the  
passed samples. Then, the test vector group determining section  
206 extracts these effective test vector pairs.

The faulty part specifying section 3 has the function to  
detect the change in emission that is unique to the faulty sample  
35 and to specify one or more faulty parts involved in the faulty

sample.

FIG.28 shows the configuration and operation of the faulty part specifying section 3.

5 The faulty part specifying section 3 comprises the emission data inputting and processing section 301 for obtaining emission data and the emission image comparing processing section 302 for comparing the emission images obtained.

10 The emission data inputting and processing section 301 reads data (test vector names, addresses, and the like) of the test vector pairs (an, bn) to be used for the measurement obtained by the test vector determining section 2, and obtains the emission images before and after the change of the current value per test vector in each of the passed sample and the faulty sample based on the obtained data.

15 Next, in order to specify change areas of the emission, the emission image comparing and processing section 302 compares the emission images obtained by the emission data inputting and processing section 301 before and after the change of the current value for each of the passed samples and the faulty sample.

20 Following this process, the change areas of the emission between the passed samples and the faulty sample are compared in order to specify the change area that is unique to the faulty sample. After this, the result display section 4 displays the image and the information to specify the change area that is  
25 unique to the faulty sample.

According to the second embodiment, because the faulty part specifying method as the semiconductor testing method of the present invention can be performed, it is possible to specify one or more faulty parts that are unique to the faulty sample  
30 and can not detected by any conventional testing method in which the amount of a current value per address (indicating a test vector) is compared. It is thereby possible to obtain the information about the cause of the defect, and also to reduce the time for the faulty analysis. This causes to increase the  
35 efficiency of the fault analysis. It is therefore possible to

feedback the result of the fault analysis to a design stage (also to designers) and a process stage as the manufacture process of semiconductor devices, so that it is possible to reduce the number of occurrences of faulty samples as low as possible (namely, to improve and increase yields of semiconductor products), and also to increase the reliability of the semiconductor products to be shipped.

As set forth, the present invention has the following effects. Because the semiconductor testing apparatus according to the present invention comprises the determination circuit for determining the range of pass/fail decision criteria per address pair based on the first current-value change rates obtained from the good (non-defective) samples; and the decision circuit for comparing the second change rate obtained from the semiconductor device as the target test device with the above range of pass/fail decision criteria, it is thereby possible to detect faulty samples with a high throughput, which cannot be detected by any conventional semiconductor testing apparatus.

Furthermore, because the semiconductor testing method according to the present invention comprising: the step of determining the range of pass/fail decision criteria per address pair based on the first current-value change rates obtained from the good (not-defective) samples; and the step of comparing the change rate obtained from the faulty sample with the above range of pass/fail decision criteria per address pair, and of deciding whether faulty sample is good (passed) or fault using the criteria based on the current-value change rates per address pair extracted by the statistical process, it is thereby possible to detect faulty samples with a high throughput, which cannot be detected by any conventional semiconductor testing methods that performs IDDQ testing using only the current values. It is thereby possible to increase the efficiency of the analysis to analyze the cause of defects.

In addition, because the address pairs to be used during a mass production testing can be optionally combined, it is



possible to adjust the testing time according to a required specification.

Furthermore, according to the program to execute the semiconductor testing method of the present invention, it is possible to execute the semiconductor testing method having the above effects by using the semiconductor testing apparatus with a general purpose computer.

Moreover, according to the faulty part specifying method and device of the present invention, because it is possible to perform the faulty analysis to analyze only the emission part that has a high possibility of the cause of a defect, it is possible to detect the faulty part that is unique to the faulty sample and cannot be detected by any conventional analysis method based on the magnitude of a current value, and possible to reduce the faulty analysis time, and to increase the testing efficiency.

While the above provides a full and complete disclosure of the preferred embodiments of the present invention, various modifications, alternate constructions and equivalents may be employed without departing from the scope of the invention. Therefore the above description and illustration should not be construed as limiting the scope of the invention, which is defined by the appended claims.

WHAT IS CLAIMED IS:

1. A semiconductor testing apparatus comprising:
  - a read circuit for reading measurement data including a plurality of test vectors;
  - a measurement circuit for supplying the test vectors to semiconductor devices and for measuring a current value output from the semiconductor devices corresponding to each address of each test vector;
  - a calculation circuit for calculating a current-value change rate per address pair consisting of different two addresses;
  - a determination circuit for determining a range of pass/fail decision criteria to be used for deciding whether a semiconductor device as a target test device to be tested is a good sample or a fault sample based on current-value change rates obtained by supplying the plurality of test vectors to good samples as semiconductor devices; and
  - a decision circuit for comparing current-value change rates obtained by supplying the plurality of test vectors to faulty samples with the range of pass/fail decision criteria per address pair, and for deciding whether the target test device is a good sample as a non-defective semiconductor device or a faulty sample based on the current-value change rates corresponding to the address pairs extracted based on the comparison results obtained.
2. A semiconductor testing device according to claim 1, wherein the determination circuit determines the range of pass/fail decision criteria based on the current-value change rates obtained from the plurality of good samples.
3. A semiconductor testing device according to claim 1, wherein
  - the determination circuit comprising a measurement range

determination circuit for comparing current-value change rates of the faulty samples obtained by supplying the plurality of test vectors to the faulty samples with the range of pass/fail decision criteria per address pair, and for extracting the address pairs corresponding to the current-value change rates of the faulty samples that are out of the range of pass/fail decision criteria from the plurality of address pairs in the plurality of test vectors, and for determining effective address pairs as an address pair group to be effectively used for the pass/fail decision,

wherein

the measurement circuit supplies the test vectors corresponding to the address pair group to the target test device.

4. A semiconductor testing device according to claim 3, wherein

the measurement range determination circuit compares the plural current-value change rates obtained from the plural faulty samples with the range of pass/fail decision criteria per address pair, and selects an effective address pair group, to be effectively more used for the pass/fail decision and according to the number of the plural faulty samples, from the address pair group of the plural test vectors in the address pairs corresponding to the current-value change rates of the plural faulty samples which are out of the range of pass/fail decision criteria.

5. A semiconductor testing method, comprising the steps of:  
inputting a plurality of test vectors to semiconductor devices each being a good devices as a non-defective device, and measuring a current value output from each good sample corresponding to an address of each test vector, and outputting the measured current values as the current values of the good samples;

calculating a current-value change rate per address pair

forming two different addresses, and outputting this current-value change rate as the current-value change rate of the good sample;

5 determining a range of pass/fail decision criteria to be used for deciding whether a target test device to be tested is a good sample (non-defective sample) or a fault sample per address pair based on the above current-value change rates; and

10 supplying the plural test vectors to semiconductor devices as faulty samples, and measuring current values output from the above semiconductor devices as the faulty samples corresponding to the addresses, and outputting the measured current values as the current values of the faulty samples; and

15 comparing the current-value change rates of the measured current values corresponding to each address pair per address pair, and deciding whether a semiconductor device as a target test device to be tested is a good (non-defective) device or a faulty (defective) device based on the current-value change rates of the address pairs extracted based on the above comparison result.

20

6. A semiconductor testing method according to claim 5, wherein

25 the number of the semiconductor devices as the good samples is a plural number, and the current value and the current-value change rate of the good samples are output for each good sample, and the range of pass/fail decision criteria is determined based on the current-value change rates of the plural good samples.

30 7. A semiconductor testing method according to claim 5, further comprises the steps of:

35 supplying the plurality of test vectors to semiconductor devices as faulty samples, and measuring current values output from these semiconductor devices corresponding to the address pairs, and outputting the current values of the faulty samples; calculating a change rate between the two current values

in the above current values corresponding to each address pair,  
and outputting the calculated results as current-value change  
rates of the faulty samples; and

comparing the current-value change rates of the faulty  
5 samples with the range of pass/fail decision criteria per address  
pair, and extracting effective address pairs, to be effectively  
used for the pass/fail decision, from the plural address pairs  
corresponding to the current-value change rates that are out  
of the range of pass/fail decision criteria,

10 wherein the step of measuring current values of the target  
test device is the step of measuring the current values by  
supplying the test vectors corresponding to the extracted  
effective address pairs for the pas/fail decision to the  
semiconductor device as the target test device.

15 8. A semiconductor testing method according to claim 7,  
wherein

the number of the semiconductor devices as the faulty  
samples are a plural number, and the current values and the  
20 current-value change rates of the faulty samples are output per  
faulty sample, the semiconductor testing method further  
comprises the steps of comparing the current-value change rates  
obtained from the plural faulty samples with the range of  
pass/fail decision criteria per address pair; and

25 extracting the address pair group as an effective  
combination to be effectively used for the pass/fail decision  
from the plural address pairs corresponding to the current-value  
change rates of the faulty samples that are out of the pass/fail  
decision criteria, according to the number of the faulty samples,  
30 and wherein

the step of measuring the current values of the target  
test device is the step of supplying the test vectors  
corresponding to the effective address pairs to be effectively  
used for the pass/fail decision to the semiconductor device as  
35 the target test device.

9. A program with which a semiconductor testing method is executed by a computer in a semiconductor testing apparatus which comprises: a read circuit for reading measurement data including  
5 test vectors; a measurement circuit for supplying the test vectors to a semiconductor device and for measuring current values output from the semiconductor device; and a decision circuit for deciding whether a semiconductor device as a target test device is a good device (non-defective device) or it is  
10 a defective device based on the current values,

the program comprising the procedures of:

inputting a plurality of test vectors to semiconductor devices as good (non-defective) samples, and measuring a current value corresponding to an address of each test vector output  
15 from the good sample, and outputting the measured current values as the current values of the good samples;

calculating a current-value change rate between two current values corresponding to an address pair forming two different addresses, and outputting the calculated  
20 current-value change rates as the current-value change rates of the good samples;

determining a range of pass/fail decision criteria to be used for the criteria of the pass/fail decision whether a target test device to be tested is a good sample or a fault sample per  
25 address pair based on the current-value change rates of the good samples;

supplying the plurality of the test vectors to semiconductor device as faulty samples, and measuring current values output from the semiconductor devices as the faulty  
30 samples corresponding to the addresses, and outputting the measured current values as the current values of the faulty samples;

calculating a current-value change rate of the two current values corresponding to each address pair, and outputting  
35 current-value change rates as the current-value change rates

of the faulty samples; and

comparing the current-value change rate of the faulty samples with the range of pass/fail decision criteria per address pair, and deciding whether the semiconductor devices as the target test device is a good sample or a faulty sample based on the above comparison results.

10. A program with which a semiconductor testing method is executed by a computer in a semiconductor testing apparatus according to claim 9, wherein

the number of the semiconductor devices as the good samples is a plural number,

the current values and the current-value change rates of the good samples are output per good sample, and

the range of pass/fail decision criteria is determined based on the current-value change rates of the good samples.

11. A program with which a semiconductor testing method is executed by a computer in a semiconductor testing apparatus according to claim 9, further comprises the procedures of:

supplying the plurality of the test vectors to semiconductor devices as faulty samples, and measuring current values output from the above semiconductor devices corresponding to the addresses of the test vectors, and outputting the measured current values as the current values of the faulty samples; and

calculating a current-value change rate of the two current values corresponding to each address pair, and outputting the calculated results as the current-value change rates of the faulty samples; and

comparing the current-value change rates of the faulty samples with the range of pass/fail decision criteria per address pair, and extracting effective address pairs, to be effectively used for the pass/fail decision, from the plural address pairs corresponding to the current-value change rates that are out of the range of pass/fail decision criteria,

wherein the step of measuring the current values of the target test device is the step of supplying the test vectors corresponding to the above extracted effective test vectors to the semiconductor device as the target test device.

5

12. A program with which a semiconductor testing method is executed by a computer in a semiconductor testing apparatus according to claim 11, wherein

10 the number of the semiconductor devices as the faulty samples is a plural number, and the current values and the current-value change rates of the faulty samples are output per faulty sample;

the above program for executing the semiconductor testing method further comprises the following procedures:

15 the procedure of comparing the current-value change rates obtained from the plural faulty samples with the range of pass/fail decision criteria per address pair; and

20 the procedure of extracting the address pairs to be effectively used for the pass/fail decision from the plural address pairs corresponding to the current-value change rates of the faulty samples that are out of the pass/fail decision criteria, according to the number of the faulty samples,

and wherein

25 the procedure of measuring the current values of the target test device is the procedure of supplying the test vectors corresponding to the extracted effective address pairs to the semiconductor device as the target test device.

30 13. A semiconductor testing method of specifying a faulty part in a semiconductor product, comprising the steps of:

supplying a plurality of test vectors to good and faulty samples as semiconductor devices, and measuring current values corresponding to addresses indicating the test vectors;

35 calculating current-value change rates between current values corresponding to an address pair consisting of two



addresses in each of the good and faulty samples; and

comparing the current-value change rates corresponding to the address pairs in each of the good and faulty samples, and determining address pairs of the test vectors to be used  
5 for performing an emission analysis that is useful to specify a faulty part in a semiconductor device.

14. A semiconductor testing method of specifying a faulty part in a semiconductor product according to claim 13, further  
10 comprises the steps of:

performing an emission analysis for each of the good and faulty samples by using the test vectors obtained in the steps of determining the address pairs of the test vectors to be used for performing the emission analysis; and

15 specifying a faulty part by comparing emission patterns from the good sample with emission patterns from the faulty sample that have been obtained in the above emission analysis step.

15. A semiconductor testing method of specifying a faulty part in a semiconductor product according to claim 14, wherein  
20

in the emission analysis step, different test vectors are supplied to each of the good and faulty samples in order to obtain emission patterns by changing the current values output from these samples, and

25 in the faulty part specifying step, the faulty part is specified by obtaining a difference of the change of the emission patterns in each of the good and faulty samples.

16. A semiconductor testing method of specifying a faulty part in a semiconductor product according to claim 15, further  
30 comprises the step of comparing the change of the emission parts in the good and faulty samples,

wherein in the faulty part specifying step, the emission area and the change of the emission area that do not occur in  
35 the good sample are detected and thereby the emission that is

unique to the faulty sample is decided as the faulty part relating to the defect.

17. A semiconductor testing method of specifying a faulty part  
5 in a semiconductor product according to claim 13, wherein  
in the step of calculating the current-value change rate,  
two test vectors designated by two addresses are combined as  
an address pair, the range of the current-value change rates  
10 in the good and faulty samples are obtained according to the  
current-value change rates calculated by comparing the current  
values in optional number of the address pairs or in the test  
vectors in all the address pairs in each of the good and faulty  
samples.

18. A semiconductor testing method of specifying a faulty part  
15 in a semiconductor product according to claim 17, wherein  
the current-value change rate between the test vectors  
per address pair in the faulty sample is compared with the  
current-value change rate between the test vectors in each  
20 address pair in the good sample, and

the test vector pairs in the condition that the  
current-value change rate obtained from the faulty sample is  
out of the range of the current-value change rate obtained from  
the faulty sample are searched, and these test vector pairs are  
25 decided as the test vector group to be used for the emission  
measurement, and the test vector group is extracted as the address  
pairs of the test vectors to be used for specifying a faulty  
part in a semiconductor device.

19. A semiconductor testing apparatus for specifying a faulty  
30 part in a semiconductor device, comprising:

a current-value change measuring circuit for supplying  
a plurality of test vectors to good and faulty samples as  
semiconductor devices, and for measuring a current value  
35 corresponding to each test vector;

a current-value change rate calculation circuit for calculating a current-value change rate per test vector pair in each of the good and faulty samples, the number of the test vector pairs being a desired number, by using the current values  
5 from the current-value measuring circuit;

an emission measurement address pair determination circuit for comparing the current-value change rates in each test vector pair in each of the good and faulty samples obtained by the current-value change rate calculation circuit, and for  
10 determining test vectors to be used in an emission analysis based on the comparison results;

an emission analysis circuit for performing the emission analysis using the test vectors determined above in each of the good and faulty samples; and

15 a faulty part determination circuit for comparing emission patterns of the good and faulty samples, and for specifying a faulty part in a semiconductor device based on the result of the emission pattern comparison.

20

# ABSTRACT OF THE DISCLOSURE

In the present invention, plural test vectors are supplied to good and faulty samples as semiconductor devices in order to measure current values, and change rates of the current values corresponding to each test vector are calculated. The change rates of the current values in the good and faulty samples are then compared, and address pairs of test vectors to be used in a pass/fail decision for semiconductor devices are determined based on the comparison results. Test vectors to be used for performing an emission analysis are obtained based on the change rates of the current values obtained from the good and faulty samples. The obtained test vectors are supplied to the faulty sample in order to perform the emission analysis, in which emission patterns of the good and faulty samples are compared, by using an emission microscope, and a part of a defect in the faulty sample is detected.

FIG. 1




FIG. 2




FIG. 3A




FIG. 3B




FIG. 4

PASSED SAMPLE PA	PASSED SAMPLE PB	PASSED SAMPLE PC
PAT=AAA ADR=21 IDDQ=1uA	PAT=AAA ADR=21 IDDQ=2uA	PAT=AAA ADR=21 IDDQ=6uA
ADR=43 IDDQ=3uA	ADR=43 IDDQ=7uA	ADR=43 IDDQ=10uA
ADR=65 IDDQ=5uA	ADR=65 IDDQ=10uA	ADR=65 IDDQ=15uA
ADR=87 IDDQ=1uA	ADR=87 IDDQ=2uA	ADR=87 IDDQ=6uA
ADR=109 IDDQ=1uA	ADR=109 IDDQ=2uA	ADR=109 IDDQ=6uA
ADR=111 IDDQ=1uA	ADR=111 IDDQ=2uA	ADR=111 IDDQ=6uA
ADR=113 IDDQ=1uA	ADR=113 IDDQ=2uA	ADR=113 IDDQ=6uA
PAT=BBB ADR=17 IDDQ=1uA	PAT=BBB ADR=17 IDDQ=2uA	PAT=BBB ADR=17 IDDQ=6uA
ADR=19 IDDQ=1uA	ADR=19 IDDQ=2uA	ADR=19 IDDQ=6uA
ADR=21 IDDQ=1uA	ADR=21 IDDQ=2uA	ADR=21 IDDQ=6uA
ADR=24 IDDQ=1uA	ADR=24 IDDQ=2uA	ADR=24 IDDQ=6uA
ADR=26 IDDQ=1uA	ADR=26 IDDQ=2uA	ADR=26 IDDQ=6uA
ADR=28 IDDQ=1uA	ADR=28 IDDQ=2uA	ADR=28 IDDQ=6uA
ADR=30 IDDQ=1uA	ADR=30 IDDQ=2uA	ADR=30 IDDQ=6uA
PAT=CCC ADR=33 IDDQ=2uA	PAT=CCC ADR=33 IDDQ=5uA	PAT=CCC ADR=33 IDDQ=6uA
ADR=36 IDDQ=1uA	ADR=36 IDDQ=2uA	ADR=36 IDDQ=10uA
ADR=37 IDDQ=5uA	ADR=37 IDDQ=7uA	ADR=37 IDDQ=15uA
ADR=49 IDDQ=1uA	ADR=49 IDDQ=2uA	ADR=49 IDDQ=6uA



FIG. 5

FAULTY SAMPLE FA			FAULTY SAMPLE FB			FAULTY SAMPLE FC		
PAT=AAA	ADR=21	IDDQ=2uA	PAT=AAA	ADR=21	IDDQ=1uA	PAT=AAA	ADR=21	IDDQ=14.72uA
	ADR=43	IDDQ=3uA		ADR=43	IDDQ=4uA		ADR=43	IDDQ=15.20uA
	ADR=65	IDDQ=10uA		ADR=65	IDDQ=30uA		ADR=65	IDDQ=15.80uA
	ADR=87	IDDQ=2uA		ADR=87	IDDQ=1uA		ADR=87	IDDQ=14.00uA
	ADR=109	IDDQ=5uA		ADR=109	IDDQ=1uA		ADR=109	IDDQ=17.08uA
PAT=BBB	ADR=111	IDDQ=5uA	PAT=BBB	ADR=111	IDDQ=1uA	PAT=BBB	ADR=111	IDDQ=15.82uA
	ADR=113	IDDQ=2uA		ADR=113	IDDQ=1uA		ADR=113	IDDQ=15.26uA
	ADR=17	IDDQ=2uA		ADR=17	IDDQ=1uA		ADR=17	IDDQ=17.80uA
	ADR=19	IDDQ=2uA		ADR=19	IDDQ=5uA		ADR=19	IDDQ=17.82uA
	ADR=21	IDDQ=5uA		ADR=21	IDDQ=1uA		ADR=21	IDDQ=15.24uA
PAT=CCC	ADR=24	IDDQ=5uA	PAT=CCC	ADR=24	IDDQ=1uA	PAT=CCC	ADR=24	IDDQ=15.94uA
	ADR=26	IDDQ=5uA		ADR=26	IDDQ=1uA		ADR=26	IDDQ=16.54uA
	ADR=28	IDDQ=2uA		ADR=28	IDDQ=1uA		ADR=28	IDDQ=17.20uA
	ADR=30	IDDQ=2uA		ADR=30	IDDQ=1uA		ADR=30	IDDQ=17.20uA
	ADR=33	IDDQ=3uA		ADR=33	IDDQ=3uA		ADR=33	IDDQ=17.80uA
	ADR=36	IDDQ=2uA		ADR=36	IDDQ=1uA		ADR=36	IDDQ=17.72uA
	ADR=37	IDDQ=5uA		ADR=37	IDDQ=4uA		ADR=37	IDDQ=14.62uA
	ADR=49	IDDQ=2uA		ADR=49	IDDQ=1uA		ADR=49	IDDQ=15.40uA

6/24

FIG. 6A




FIG. 6B




FIG. 7

EXAMPLE OF DEFINITION FOR CHANGE  
RATE "C" OF CURRENT VALUE

WHEN  $b > a$

$$C = \frac{b-a}{a}$$

WHEN  $a > b$

$$C = \frac{b-a}{b}$$

a: CURRENT VALUE BEFORE CHANGE  
b: CURRENT VALUE AFTER CHANGE

FIG. 8




FIG. 9

ONE EXAMPLE OF CHANGE RATE OF CURRENT VALUE PER ADDRESS PAIR IN PASSED SAMPLE

COMBINATION OF CONTINUOUS TWO TEST VECTORS (ADDRESS PAIR)	CHANGE RATE			STANDARD RANGE OF CHANGE RATE OF CURRENT VALUE				
	PA	PB	PC	MIN. VALUE Cs	MAX. VALUE Ci	$\alpha$	Cs- $\alpha$	Ci+ $\alpha$
PAT=AAA ADR=21,43 ADR=43,65 ADR=65,87 ADR=87,109 ADR=109,111 ADR=111,113 ADR=113,PAT=BBB ADR=17 PAT=BBB ADR=17,19 ADR=19,21 ADR=21,24 ADR=24,26 ADR=26,28 ADR=28,30 ADR=30,PAT=CCC ADR=33 PAT=CCC ADR=33,36 ADR=36,37 ADR=37,49	2	2.5	0.7	0.7	2.5	0.9	-0.2	3.4
	0.7	0.4	0.5	0.4	0.7	0.15	0.25	0.85
	-4	-4	-1.5	-4	-1.5	1.25	-5.25	-0.25
	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	0
PAT=CCC ADR=33,36 ADR=36,37 ADR=37,49	1	1.5	0.7	0.7	1.5	0.4	0.3	1.9
	-1	-1.5	-0.7	-1.5	-0.7	0.4	-1.9	-0.3
	4	2.5	1.5	1.5	4	1.25	0.25	5.25
	-4	-2.5	-1.5	-4	-1.5	1.25	-5.25	-0.25

 $\alpha$  : (MAX. VALUE - MIN. VALUE)/2

FIG. 11

ONE EXAMPLE OF CHANGE RATE OF CURRENT VALUE PER ADDRESS PAIR IN FAULTY SAMPLE

COMBINATION OF CONTINUOUS TWO TEST VECTORS (ADDRESS PAIR)	RELATIONSHIP TO CHANGE RATE "C"/RANGE "L" OF DECISION CRITERIA ( $Cs-\alpha < L < C1+\alpha$ )						RANGE "L" OF DECISION CRITERIA	
	FA	OUT OF RANGE	FB	OUT OF RANGE	FC	OUT OF RANGE	$Cs-\alpha$	$C1+\alpha$
PAT=AAA ADR=21,43 ADR=43,65 ADR=65,87 ADR=87,109 ADR=109,111 ADR=111,113	0.5		3		0.03		-0.2	3.4
	2.3	>L	14	>L	0.04		0.25	0.85
	-4		-60	<L	-0.13	>L	-5.25	-0.25
	1.5	>L	0		0.22	>L	0	0
	0		0		0.08	>L	0	0
	-1.5	<L	0		0.04	>L	0	0
PAT=BBB ADR=113,PAT=BBB ADR=17 ADR=17,19 ADR=19,21 ADR=21,24 ADR=24,26 ADR=26,28	0		0		0.17	>L	0	0
	0		4	>L	0		0	0
	1.5	>L	-4	<L	-0.17	<L	0	0
	0		0		0.05	>L	0	0
	0		0		0.04	>L	0	0
	-1.5	<L	0		0.03	>L	0	0
PAT=CCC ADR=30,PAT=CCC ADR=33 ADR=33,36 ADR=36,37 ADR=37,49	0		0		0		0	0
	0.5		2	>L	0.03	<L	0.3	1.9
	-0.5		-2	<L	0	>L	-1.9	-0.5
	1.5		3		-0.21	<L	0.25	5.25
	-1.5		-3		0.05	>L	-5.25	-0.25

Cs: MIN. VALUE, C1: MAX. VALUE,  $\alpha = (C1 - Cs)/2$

10/24

# FIG. 10

CRITERIA RANGE CHANGE RATE "L"

$$Cs - \alpha < L < C1 + \alpha$$

Cs: MIN. VALUE OF CHANGE RATE OF CURRENT  
VALUE IN PASSED SAMPLE

C1: MAX. VALUE OF CHANGE RATE OF CURRENT  
VALUE IN PASSED SAMPLE

$\alpha$ : ERROR  $(=(C1-Cs)/2)$

# FIG. 12





FIG. 13



12/24

FIG. 14






FIG. 15A




FIG. 15B




FIG. 16

## PASSED SAMPLE PA

PAT=AAA	ADR=21	IDDQ=1uA
	ADR=43	IDDQ=3uA
	ADR=65	IDDQ=5uA
	ADR=87	IDDQ=1uA
	ADR=109	IDDQ=1uA
	ADR=111	IDDQ=1uA
	ADR=113	IDDQ=1uA
PAT=BBB	ADR=17	IDDQ=1uA
	ADR=19	IDDQ=1uA
	ADR=21	IDDQ=1uA
	ADR=24	IDDQ=1uA
	ADR=26	IDDQ=1uA
	ADR=28	IDDQ=1uA
	ADR=30	IDDQ=1uA
PAT=CCC	ADR=33	IDDQ=2uA
	ADR=36	IDDQ=1uA
	ADR=37	IDDQ=5uA
	ADR=49	IDDQ=1uA

## PASSED SAMPLE PB

PAT=AAA	ADR=21	IDDQ=2uA
	ADR=43	IDDQ=7uA
	ADR=65	IDDQ=10uA
	ADR=87	IDDQ=2uA
	ADR=109	IDDQ=2uA
	ADR=111	IDDQ=2uA
	ADR=113	IDDQ=2uA
PAT=BBB	ADR=17	IDDQ=2uA
	ADR=19	IDDQ=2uA
	ADR=21	IDDQ=2uA
	ADR=24	IDDQ=2uA
	ADR=26	IDDQ=2uA
	ADR=28	IDDQ=2uA
	ADR=30	IDDQ=2uA
PAT=CCC	ADR=33	IDDQ=5uA
	ADR=36	IDDQ=2uA
	ADR=37	IDDQ=7uA
	ADR=49	IDDQ=2uA

## PASSED SAMPLE PC

PAT=AAA	ADR=21	IDDQ=6uA
	ADR=43	IDDQ=10uA
	ADR=65	IDDQ=15uA
	ADR=87	IDDQ=6uA
	ADR=109	IDDQ=6uA
	ADR=111	IDDQ=6uA
	ADR=113	IDDQ=6uA
PAT=BBB	ADR=17	IDDQ=6uA
	ADR=19	IDDQ=6uA
	ADR=21	IDDQ=6uA
	ADR=24	IDDQ=6uA
	ADR=26	IDDQ=6uA
	ADR=28	IDDQ=6uA
	ADR=30	IDDQ=6uA
PAT=CCC	ADR=33	IDDQ=6uA
	ADR=36	IDDQ=10uA
	ADR=37	IDDQ=15uA
	ADR=49	IDDQ=6uA

## FAULTY SAMPLE FA

PAT=AAA	ADR=21	IDDQ=2uA
	ADR=43	IDDQ=3uA
	ADR=65	IDDQ=10uA
	ADR=87	IDDQ=2uA
	ADR=109	IDDQ=5uA
	ADR=111	IDDQ=5uA
	ADR=113	IDDQ=2uA
PAT=BBB	ADR=17	IDDQ=2uA
	ADR=19	IDDQ=2uA
	ADR=21	IDDQ=5uA
	ADR=24	IDDQ=5uA
	ADR=26	IDDQ=5uA
	ADR=28	IDDQ=2uA
	ADR=30	IDDQ=2uA
PAT=CCC	ADR=33	IDDQ=3uA
	ADR=36	IDDQ=2uA
	ADR=37	IDDQ=5uA
	ADR=49	IDDQ=2uA

## FAULTY SAMPLE FB

PAT=AAA	ADR=21	IDDQ=1uA
	ADR=43	IDDQ=4uA
	ADR=65	IDDQ=30uA
	ADR=87	IDDQ=1uA
	ADR=109	IDDQ=1uA
	ADR=111	IDDQ=1uA
	ADR=113	IDDQ=1uA
PAT=BBB	ADR=17	IDDQ=1uA
	ADR=19	IDDQ=5uA
	ADR=21	IDDQ=1uA
	ADR=24	IDDQ=1uA
	ADR=26	IDDQ=1uA
	ADR=28	IDDQ=1uA
	ADR=30	IDDQ=1uA
PAT=CCC	ADR=33	IDDQ=3uA
	ADR=36	IDDQ=1uA
	ADR=37	IDDQ=4uA
	ADR=49	IDDQ=1uA

## FAULTY SAMPLE FC

PAT=AAA	ADR=21	IDDQ=14.72uA
	ADR=43	IDDQ=15.20uA
	ADR=65	IDDQ=15.80uA
	ADR=87	IDDQ=14.00uA
	ADR=109	IDDQ=17.08uA
	ADR=111	IDDQ=15.82uA
	ADR=113	IDDQ=15.26uA
PAT=BBB	ADR=17	IDDQ=17.80uA
	ADR=19	IDDQ=17.82uA
	ADR=21	IDDQ=15.24uA
	ADR=24	IDDQ=15.94uA
	ADR=26	IDDQ=16.54uA
	ADR=28	IDDQ=17.20uA
	ADR=30	IDDQ=17.20uA
PAT=CCC	ADR=33	IDDQ=17.80uA
	ADR=36	IDDQ=17.72uA
	ADR=37	IDDQ=14.62uA
	ADR=49	IDDQ=15.40uA

FIG. 17A




FIG. 17B




FIG. 18

WHEN CURRENT VALUE BEFORE CHANGE IS "a", AND, "b" AFTER CHANGE IN OPTIONALLY CHANGEABLE TWO MEASURING ADDRESSES THAT ARE OPTIONALLY CHANGEABLE, CHANGE RATE "C" IS DEFINED AS FOLLOWS.

WHEN  $b > a$

$$C = \frac{b-a}{a}$$

WHEN  $a > b$

$$C = \frac{b-a}{b}$$

WHEN MIN. VALUE IS  $C_s$  AND MAX. VALUE IS  $C_l$  IN CHANGE RATES OF PASSE SAMPLE, RANGE "L" OF CHANGE RATE OF PASSED SAMPLE IS AS FOLLOWS.

$$C_s < L < C_l$$

FIG. 19




FIG. 20A

CHANGE RATE OF CURRENT VALUE PER ADDRESS PAIR IN PASSED SAMPLES

PAIR OF CONTINUOUS TWO TEST VECTORS	CHANGE RATE			RANGE OF PASSED SAMPLE	
	PA	PB	PC	MIN.	MAX.
PAT=AAA ADR=21,43	2	2.5	0.7	0.7	2.5
ADR=43,65	0.7	0.4	0.5	0.4	0.7
ADR=65,87	-4	-4	-1.5	-4	-1.5
ADR=87,109	0	0	0	0	0
ADR=109,111	0	0	0	0	0
ADR=111,113	0	0	0	0	0
ADR=113,PAT=BBB ADR=17	0	0	0	0	0
PAT=BBB ADR=17,19	0	0	0	0	0
ADR=19,21	0	0	0	0	0
ADR=21,24	0	0	0	0	0
ADR=24,26	0	0	0	0	0
ADR=26,28	0	0	0	0	0
ADR=28,30	0	0	0	0	0
ADR=30,PAT=CCC ADR=33	1	1.5	0.7	0.7	1.5
PAT=CCC ADR=33,36	-1	-1.5	-0.7	-1.5	-0.7
ADR=36,37	4	2.5	1.5	1.5	4
ADR=37,49	-4	-2.5	-1.5	-4	-1.5

FIG. 20B

CHANGE RATE OF CURRENT VALUE PER ADDRESS PAIR IN FAULTY SAMPLES

PAIR OF CONTINUOUS TWO TEST VECTORS	CHANGE RATE "C"/OUT OF RANGE OF PASSED SAMPLE ?					RANGE OF PASSED SAMPLE	
	FA	DIFFE- RENCE	FB	DIFFE- RENCE	FC	DIFFE- RENCE	MIN.    MAX.
PAT=AAA ADR=21,43 ADR=43,65 ADR=65,87 ADR=87,109 ADR=109,111 ADR=111,113 ADR=113,PAT=BBB ADR=17 PAT=BBB ADR=17,19 ADR=19,21 ADR=21,24 ADR=24,26 ADR=26,28 ADR=28,30 ADR=30,PAT=CCC ADR=33 PAT=CCC ADR=33,36 ADR=36,37 ADR=37,49	0.5	-0.2	3	+0.5	0.03	-0.87	0.7    2.5
	2.3	+1.8	14	+13.3	0.04	-0.38	0.4    0.7
	-4		-60	-56	-0.13	+0.37	-4    -1.5
	1.5	+1.5	0		0.22	+0.22	0    0
	0		0		0.08	+0.08	0    0
	-1.5	-1.5	0		0.04	+0.04	0    0
	0		0		0.17	+0.17	0    0
	0		4	+4	0		0    0
	1.5	+1.5	-4	-4	-0.17	-0.17	0    0
	0		0		0.05	+0.05	0    0
	0		0		0.04	+0.05	0    0
	-1.5	-1.5	0		0.03	+0.03	0    0
	0		0		0		0    0
	0.5	-0.2	2	+0.5	0.03	-0.07	0.7    1.5
	-0.5	-0.2	-2	-0.5	0	+0.7	-1.5    -0.7
	1.5		3		-0.21	-1.71	1.5    4
	-1.5		-3		0.03	+1.45	-4    -1.5

FIG. 21A




FIG. 21B





FIG. 22




FIG. 23A




FIG. 23B




FIG. 24






FIG. 25A




FIG. 25B





FIG. 25C




FIG. 26




FIG. 27





FIG. 28



## DECLARATION AND POWER OF ATTORNEY

Atty. Docket No.

As a below named inventor, I hereby declare that my residence, post office address and citizenship are as stated below next to my name; I believe I am the original, first and sole inventor (if only one name is listed below) or an original first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:  
SEMICONDUCTOR TESTING METHOD AND SEMICONDUCTOR TESTING APPARATUS  
FOR SEMICONDUCTOR DEVICES, AND PROGRAM FOR EXECUTING SEMICONDUCTOR  
TESTING METHOD

the specification of which is attached hereto; or

was filed as United States application Serial No.

on \_\_\_\_\_ and was amended  
on \_\_\_\_\_ (if applicable); or

was filed as PCT international application Number

on \_\_\_\_\_ and was amended  
on \_\_\_\_\_ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR § 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. § 119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate or § 365(a) of any PCT international application(s) designating at least one country other than the United States, listed below and have also identified below, any foreign application(s) for patent or inventor's certificate, or any PCT international application(s) having a filing date before that of the application(s) of which priority is claimed:

COUNTRY	APPLICATION NUMBER	DATE OF FILING (day, month, year)	PRIORITY CLAIMED UNDER 35 U.S.C. 119	
Japan	P11-321105	11/11/1999	<input checked="" type="checkbox"/> Yes	<input type="checkbox"/> No
Japan	P2000-85378	24/03/2000	<input checked="" type="checkbox"/> Yes	<input type="checkbox"/> No
			<input type="checkbox"/> Yes	<input type="checkbox"/> No
			<input type="checkbox"/> Yes	<input type="checkbox"/> No
			<input type="checkbox"/> Yes	<input type="checkbox"/> No
			<input type="checkbox"/> Yes	<input type="checkbox"/> No

I hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below:

APPLICATION NUMBER	DATE OF FILING

## DECLARATION AND POWER OF ATTORNEY (Continued)

Atty. Docket No.

I hereby claim the benefit under 35 U.S.C. § 120 of any United States application(s) or § 365(c) of any PCT international application(s), designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application(s) in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 C.F.R. § 1.56 which became available between the filing date of the prior application(s) and the national or PCT international filing date of this application:

APPLICATIONS		STATUS (Check one)		
APPLICATION NUMBER	DATE OF FILING	PATENTED	PENDING	ABANDONED

I hereby appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

**FINNEGAN, HENDERSON, FARABOW, GARRETT & DUNNER, L.L.P. Reg. No. 22,540;**

Douglas B. Henderson, Reg. No. 20,291; Ford F. Farabow, Jr., Reg. No. 20,630; Arthur S. Garrett, Reg. No. 20,338; Donald R. Dunner, Reg. No. 19,073; Brian G. Brunsvold, Reg. No. 22,593; Tipton D. Jennings, IV, Reg. No. 20,645; Jerry D. Voight, Reg. No. 23,020; Laurence R. Hefter, Reg. No. 20,827; Kenneth E. Payne, Reg. No. 23,098; Herbert H. Mintz, Reg. No. 26,691; C. Larry O'Rourke, Reg. No. 26,014; Albert J. Santorelli, Reg. No. 22,610; Michael C. Elmer, Reg. No. 25,857; Richard H. Smith, Reg. No. 20,609; Stephen L. Peterson, Reg. No. 26,325; John M. Romary, Reg. No. 26,331; Bruce C. Zotter, Reg. No. 27,680; Dennis P. O'Reilley, Reg. No. 27,932; Allen M. Sokal, Reg. No. 26,695; Robert D. Bajefsky, Reg. No. 25,387; Richard L. Stroup, Reg. No. 28,478; David W. Hill, Reg. No. 28,220; Thomas L. Irving, Reg. No. 28,619; Charles E. Lipsey, Reg. No. 28,165; Thomas W. Winland, Reg. No. 27,605; Basil J. Lewris, Reg. No. 28,818; Martin I. Fuchs, Reg. No. 28,508; E. Robert Yoches, Reg. No. 30,120; Barry W. Graham, Reg. No. 29,924; Susan Haberman Griffen, Reg. No. 30,907; Richard B. Racine, Reg. No. 30,415; Thomas H. Jenkins, Reg. No. 30,857; Robert E. Converse, Jr., Reg. No. 27,432; Clair X. Mullen, Jr., Reg. No. 20,348; Christopher P. Foley, Reg. No. 31,354; John C. Paul, Reg. No. 30,413; David M. Kelly, Reg. No. 30,953; Kenneth J. Meyers, Reg. No. 25,146; Carol P. Einaudi, Reg. No. 32,220; Walter Y. Boyd, Jr., Reg. No. 31,738; Steven M. Anzalone, Reg. No. 32,095; Jean B. Fordis, Reg. No. 32,984; Barbara C. McCurdy, Reg. No. 32,120; James K. Hammond, Reg. No. 31,964; Richard V. Burgujian, Reg. No. 31,744; J. Michael Jakes, Reg. No. 32,824; Thomas W. Banks, Reg. No. 32,719; M. Paul Barker, Reg. No. 32,013; Bryan C. Diner, Reg. No. 32,409; Christopher P. Isaac, Reg. No. 32,616; Andrew Chanhon Sonu, Reg. No. 33,457; Dirk D. Thomas, Reg. No. 32,600; David S. Forman, Reg. No. 33,694; Vincent P. Kovalick, Reg. No. 32,867; James W. Edmondson, Reg. No. 33,871; Michael R. McGurk, Reg. No. 32,045; Joann M. Neth, Reg. No. 36,363; Gerson S. Panitch, Reg. No. 33,751; Cheri M. Taylor, Reg. No. 33,216; Charles E. Van Horn, Reg. No. 40,266; and

Send Correspondence to:

FINNEGAN, HENDERSON, FARABOW, GARRETT & DUNNER, L.L.P.  
1300 I Street, N.W.  
Washington, D.C. 20005-3315

Direct Telephone Calls to:

Ernest F. Chapman  
(202) 408-4000

## DECLARATION AND POWER OF ATTORNEY (Continued)

Atty. Docket No.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

FULL NAME OF FIRST INVENTOR	Chie IWASA	
RESIDENCE & CITIZENSHIP	CITY AND STATE OR CITY AND FOREIGN COUNTRY Kanagawa-ken, Japan	COUNTRY OF CITIZENSHIP Japan
POST OFFICE ADDRESS	c/o Intellectual Property Division, Toshiba Corporation, 1-1-1, Shibaura, Minato-ku, Tokyo, Japan	
FIRST INVENTOR'S SIGNATURE <i>Chie Iwasa</i>		DATE November 2, 2000
FULL NAME OF SECOND INVENTOR		
RESIDENCE & CITIZENSHIP	CITY AND STATE OR CITY AND FOREIGN COUNTRY	COUNTRY OF CITIZENSHIP
POST OFFICE ADDRESS		
SECOND INVENTOR'S SIGNATURE		DATE
FULL NAME OF THIRD INVENTOR		
RESIDENCE & CITIZENSHIP	CITY AND STATE OR CITY AND FOREIGN COUNTRY	COUNTRY OF CITIZENSHIP
POST OFFICE ADDRESS		
THIRD INVENTOR'S SIGNATURE		DATE

Listing of Inventors Continued on attached page(s)    ☐/Yes    ☐/No